Explore projects
-
Document de travail pour les cours de ROS-2 à l'ANF en septembre 2022
Updated -
Guilhem Saurel / dynamic_graph_bridge
BSD 2-Clause "Simplified" LicenseUpdated -
Modèle de thèse initialement publié à git:redmine du LAAS. Télécharger et utiliser en locale (besoin latexmk + pdflatex je crois), ou en Overleaf. N'hésite pas à l'améliorer!
Updated -
Updated
-
-
MATANA Implementation on Chipyard (Rocket-Chip RISC-V Softcore processor) on ML605 board
Updated -
-
Updated
-
Boot a 32-bit/64-bit RISC-V Linux!
With support for Matana kernel module.
For 32-bit target, the simulation with Spike or QEMU is broken, but works on real hardware. The Ethernet (opencores) support is for 32-bit only.
Updated -
Linux Module for : 1) R/W mmio registers. 2) Context change send info. 3) Interrupts handler.
Updated -
Bootloader (@6000_0000) that receive file from UART and write to DDR (@8000_0000)
Updated -
-
Updated
-
This is the official Low Side Synchronous Buck converter Gitlab
Updated -
-
Gepetto / gerard-bauzil
BSD 2-Clause "Simplified" License3D model of the Gerard Bauzil experimental room.
Updated -
Florent Lamiraux / gerard-bauzil
BSD 2-Clause "Simplified" License3D model of the Gerard Bauzil experimental room.
Updated -
Code source of the Monte-Carlo Tree search, published at CP2021
Updated -
Cache side channel attacks for RISC-V (also works for x86)
Updated