verbose callback: change the header line

In callback verbose, the header line uses variable names that are non standard.

iter \t cost \t theta \t gamma \t muV \t muLM \t alpha

I suggest to replace them by explicit names and to add the feasibility (bool).

iter \t cost \t stop \t grad \t xreg \t ureg \t step \t feas