Skip to content
GitLab
Explore
Sign in
Register
MATANA
Matana on Chipyard
Repository
matana-chipyard
board
ipcore
clkwiz_200_50.v
Find file
Blame
History
Permalink
clkgen: remove reset (was hw_reset), and clockdiv use only 2 shiftreg now, sim Xilinx reset ok
· f894d5e6
Yuxiao Mao
authored
Jul 09, 2020
f894d5e6